Worst-case design and post-silicon tuning are well established digital design practices reducing timing violations in presence of process, temperature, aging and voltage variations, but they suffer from extra power consumption due to overdesign [1] . Adaptive voltage scaling (AVS) [2] and body bias modulation [1] are well-known strategies to dynamically ensure that the digital core can operate at a targeted frequency, even in the presence of delay degradation due to variations. In a multiple voltage islands context, AVS requires many integrated supply generators, such as switched capacitor converters that need to be controlled accurately. Also, for fine-grained compensation, level shifters are required, impacting circuit performance. As FDSOI technology offers the ability to adjust transistor speed through high sensitivity (85mV/V BB ) V TH tuning by acting on buried Nwell (NW) and Pwell (PW) voltages, back-biasing generators have been investigated [3] [4] [5] . However, they require an external controller to reach the optimal Back Bias (BB) voltages (no self-adjustment) ([3-4] and [5] ), imposing a non-negligible area overhead for a sub-mm 2 digital core having a narrow compensation range limited to 0.35-0.45V V DD . We therefore propose a variationaware BB compensation unit (BBC), which dynamically self-adjusts the N-and PMOS transistors' BB voltages to maintain the target frequency with low-latency tuning (100μs) across a wide range of supply voltage (0.35-1V) and temperature (-40-125°C). The low reported area of 0.0067mm 2 makes it affordable for a small digital core area (0.1-2mm 2 ). Requiring only a reference frequency signal F TGT , the self-operating BBC exhibits 2.5μW quiescent current without any external components. Compared to a worst-case design strategy, the BBC unit brings up to 50% leakage reduction @0.45V DD , 120°C and reduces the energy per cycle up to 32% compared to worst-case design. By providing continuous BB voltage adjustment (continuous V TH tuning), the target frequency is maintained within ±3.5% accuracy.
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As shown Fig. 18 .3.1, the BBC unit tracks the digital frequency F DIG of an on-chip critical path replica (CPR). F SENSE , divided from F DIG , is compared to the target frequency F TGT by using a phase-frequency detector (PFD), sending up or down NW voltage commands to an NW driver. A second compensation circuit ensures symmetrical biasing between NW and PW with the use of a middle sensor (MS) and a fully-integrated negative switched-capacitor converter able to provide -1.5V in 0.6mm 2 digital core area (C FLY =8pF). The chip is composed of the BBC unit compensating a 0.6mm 2 LVT digital core consuming around 50mW. The pullup/down drivers' resistors are set to allow positive and negative 60mV/μs slew rates and limit the BBC loop gain. The BB driver is able to handle driving NW and PW equivalent capacitors (1nF each) and a 1.2nF PW/NW coupling capacitor. The BBC unit sets a digital flag BB OK when the target frequency is reached by the digital core. The internal sequencing is done by a state machine using an F SENSE clock. If N+DN periods are counted before T TGT2 /2, V NW is decreased by activating pull-down resistors in NW drivers until the next falling edge of F TGT2 . Conversely, NW is decreased until N×T SENSE -T TGT2 /2, if the PFD counts less than N periods from F SENSE before T TGT2 /2. During the last quarter of the F TGT2 period, MS is enabled to compare V NW and V PW, and then V PW is adjusted to be equal to -V NW . When a steady state is reached, the BBC unit senses F DIG at the F TGT rate and eventually compensates the drift voltage due to the body leakage (0.28μA/mm 2 @125°C, 1.4V NW ) by activating an UP or DOWN signal during T SENSE . The middle sensor (MS) block, as detailed in Fig. 18.3.3 , ensures an optimal symmetrical well polarization within 20mV V MID . Hysteresis is realized by mismatching the R and R' resistance values. MS is only activated by enabling EN MID during the last quarter of the F TGT2 period to decrease the average BBC unit quiescent current. Figure 18 .3.4 depicts the frequency compensation for temperature w/ or w/o BBC. When both well voltages are set to 0V@125°C, F DIG decreases from 9MHz@125°C to 6MHz@-40°C. When the BBC unit is enabled, V NW increases from 0V@125°C to 0.5V@-40°C to maintain the 9MHz target frequency (M=8). The well-voltage resolution is theoretically unlimited as BBC unit drivers are analog-controlled. Fig.  18 .3.4 also shows the start-up phase when the BBC unit is turned on. The steady state is reached in less than 200μs and the BB OK flag is set to be used at systemlevel. Despite that the BBC unit is not intended to mitigate power supply droops, Fig. 18.3.4 shows the dynamics of BB voltages for an abrupt 100mV V DD step. The NW ramps up from 0.92 to 1.23V in less than 90μs to compensate for the frequency decrease. Figure 18 .3.5 explores the BBC unit's energy-saving ability by showing the normalized leakage current with and without BBC over -40-125°C. By self-adapting V NW from 1.2V@-40°C to 0.9V@125°C (and PW accordingly), while meeting the frequency requirement, the leakage current is reduced by 50%@125°C compared to a scenario without BBC, at near-threshold operation (0.45V DD ). The energy dissipation per cycle is also reduced by 32%@0.45V DD with a 5% activity factor compared to worst-case design. F SENSE can be regulated from the F TGT set value over 5.4× frequency range at near-threshold operation (0.375V) and 1.4×@1V. Indeed, the back-biasing effect is proportional to the V TH to V DD ratio. The ratio between F TGT and F SENSE is maintained within two F SENSE cycles which represents a precision of 3.5%. Figure 18 .3.6 compares our variation-aware back-biasing system to the most relevant published works. The main benefits are the self-control loop capability, refreshing back biasing at the F TGT rate, over a full V DD range (0.35-1V). In addition, the BBC unit has negligible power (2.5μW@0.375V DD ), small 0.7%/mm 2 area overhead and dynamically compensates variations (process, temperature, aging) because of its 100μs time constant. Though only forward body bias (FBB) is shown in this paper, as LVT devices were used, the system is compatible with reverse BB (RBB) polarization with RVT devices. The demonstrated BBC unit is capable of compensation at near-threshold operation for a small-area digital core (as would be used for IoT applications), or at full supply voltage for core-to-core variations in large digital SoC with a sub-mm 2 -scale grain to compensate withindie device parameter variations. The BBC unit also reduces the need for challenging power supply scaling and/or low efficiency worst-case design strategies. 
